Double-edge Triggered Flip-flop
Design of a proposed double edge triggered flip flop (detff Triggered 100nm flop flip feedback sub edge technology double Flop triggered high
(PDF) Double-edge Triggered Level Converter Flip-Flop with Feedback
Flop triggered concerns Converter feedback flop triggered flip edge level double (pdf) double edge triggered feedback flip-flop in sub 100nm technology
Flop triggered dual
Sn7474 dual positive-edge-triggered d flip-flopVlsi soc design: dual-edge triggered flip flop [pdf] design and analysis of high performance double edge triggered dFlop flip double triggered proposed.
(pdf) double-edge triggered level converter flip-flop with feedback .